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The giant piezoresistance (PZR) previously reported in silicon nanowires is experimentally inves-
tigated in a large number of surface depleted silicon nano- and micro-structures. The resistance is
shown to vary strongly with time due to electron and hole trapping at the sample surfaces. Im-
portantly, this time varying resistance manifests itself as an apparent giant PZR identical to that
reported elsewhere. By modulating the applied stress in time, the true PZR of the structures is
found to be comparable with that of bulk silicon.
PACS numbers: 73.50.Dn, 73.50.Gr, 73.63.Nm
As the most well studied and commercially important
semiconductor, reports of new physical phenomena in sil-
icon receive much attention. A recent example is giant
piezoresistance (PZR) [1], where the change in resistance
of silicon nanowires due to an applied mechanical stress
was reported to be orders of magnitude larger than that
of bulk silicon [2]. This report is highly cited [3–8] in
part because it may represent another example of the
effect of size on the physical properties of an otherwise
well characterized material [3, 9, 10]. Additionally, giant
PZR is currently seen as a potential breakthrough means
of detecting motion in nano-electromechanical systems
[5] where conventional detection methods lose sensitivity
[4, 11, 12]. Moreover, since mechanical stress is a key
element for performance enhancement of microelectronic
devices [13], the physical mechanism behind giant PZR
could prove to be an important ingredient in the design
of future nano-scale transistors. As yet there is no con-
sensus concerning the origins of giant PZR, although two
models have some support.[14, 15] One [14] is based on a
surface quantization effect predicted to occur in the first
few silicon monolayers, while the other [15] is based on
a stress-induced movement of the surface Fermi level in
partially depleted structures resulting from a change in
surface charge. The atomic length scale of the former
seems to be in disaccord with the typical wire diameters
reported in the literature, which are at least several tens
of nanometers, whereas the characteristic length scale of
the latter is the surface depletion layer width (1 nm to 10
µm, depending on the doping density). It has been noted
that the initially reported giant PZR occurred only in
surface depleted nanowires [1, 15], and subsequent claims
of giant PZR involve depleted structures[4, 6, 7].
Here we show that in depleted structures resistance
changes are dominated by electron and hole trapping at
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FIG. 1: (a) Typical layout of nanostructures, showing symbols
used in the text and (b) SEM image of a released 2000 nm ×
2000 nm × 30 µm microwire.
the surface. Quite unexpectedly this dielectric relaxation
(which is independent of applied mechanical stress), re-
sults in apparent giant PZR signatures identical to those
initially reported in silicon nanowires [1]. The true PZR
can only be measured with accuracy by modulating the
mechanical stress in time as outlined below. In all cases
it is comparable with that of bulk silicon [2].
A variety of unreleased and released, n-type and p-type
microwires, nanowires and nanoribbons were fabricated
using a top-down approach from silicon-on-insulator
wafers of different device layer thicknesses (h) and back-
ground doping levels (see Fig. 1 and Table I). The back-
ground doping density was chosen so that the surface de-
pletion layer width [16] WD > h, thereby ensuring that
all structures are strongly depleted. All structures were
etched using deep reactive ion etching and either ther-
mally activated phosphorous (n-type) or boron (p-type)
were used as dopants for the Ohmic contacts (1 × 1020
cm−3). The metal contacts and tracks were composed
of Ti/Au for n-type contacts and Al for p-type contacts.
2FIG. 2: (Top frame) Measurement of IDS(t) after applying a
source-drain voltage of VDS = 0.5 V at t = 0 across a 200 nm
× 2000 nm × 30 µm n-type nanoribbon and alternating the
applied stress between 0 MPa and -13.3 MPa. VG was held at
0 V for the duration of the measurement. The inset indicates
the sequence of measurements used in the stress modulation
technique, where the lines are a guide to the eye. (Bottom
frame) Relative conductance change due solely to the applied
stress.
For released structures, the buried oxide (BOX) was re-
moved using an HF (50 %) etch followed by supercritical
CO2 drying to avoid possible wire stiction. All wires and
ribbons are aligned with the 〈110〉 crystal direction along
which the mechanical stress is applied using a three-point
bending method. When resistance is measured in the
same direction as the applied stress, X , the PZR is de-
scribed by the longitudinal piezoresistive coefficient,
πl = −
1
X
∆G
G0
, (1)
where ∆G is the change in conductance from a zero-stress
value, G0. In the 〈110〉 direction, πl = −32× 10
11 Pa−1
for bulk n-type silicon and πl = 72× 10
11 Pa−1 for bulk
p-type silicon[2]. On wafer, large area strain gauges were
also fabricated, thereby allowing the applied stress to be
monitored in-situ. The three-point bending setup, which
uses a piezoelectric pusher, permits rapid and repeatable
switching between zero-stress and applied stress regimes;
this experimental technique is different to the usual one
where applied stress is ramped or stepped monotonically
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FIG. 3: (a) Successive IDS−VDS measurements of a 50 nm ×
50 nm × 1 µm p-type nanowire with VG = 0 V. (b) Apparent
and true PZR extracted from the VDS = 0.5 V data points in
(a). (c) Successive IDS − VG measurements of a 50 nm × 50
nm × 1 µm p-type nanowire with VDS = 0.5 V, with an inset
showing the apparent changes in mobility and conductance
(calculations described in the methods section). (d) Relative
conductance change due solely to the applied stress of various
samples extracted using the stress modulation technique, to-
gether with typical values for n-type and p-type bulk silicon.
with time [1, 4, 6, 17]. G was measured by monitoring
the current, IDS , through the structures under an ap-
plied voltage, VDS , while the silicon handle was held at
a constant voltage back-gate voltage, VG (see Fig. 1).
The need to separate the time-varying and stress-
induced resistance changes can best be illustrated with
the experimental data shown in Fig. 2. At t = 0,
VDS is stepped from 0 V to 0.5 V across a 200 nm
× 2000 nm × 30 µm nanoribbon with n-type contacts,
while X was alternated between 0 MPa and -13.3 MPa.
G reduces by 27 % during the initial 1000 s of mea-
surement, and then increases for the remaining 7000 s,
independent of X . Using the stress modulation tech-
nique, sequential measurements of IDS are made at zero
stress (times t1 and t3) and with applied stress (times
t2 and t4) (see inset). The true relative change in
the conductance ∆G/G0 = IDS/IDS,0 due to the ap-
plied stress at t3 is found by linear interpolation to be
[2IDS(t3)− IDS(t2)− IDS(t4)]/[IDS(t2)+ IDS(t4)] which
remains at a constant -0.54 % (see bottom frame, Fig.
2) over time. Using Eq. 1, πl = −41 × 10
11 Pa−1, in
excellent agreement with the bulk value for 〈110〉 ori-
ented n-type silicon [2]. If the stress had been ramped
linearly in time, the true PZR would have been masked
3by the non-stress-related drift of G which is 10-100 times
larger. Indeed, the implicit assumption when using a
linearly-ramped stress technique is that the zero-voltage
resistance remains constant for the entire measurement.
As is clear from Fig. 2, this is not necessarily valid for
depleted silicon structures that, as will be seen below, are
sensitive to surface charging. Similar dynamic changes in
the resistance of silicon nanowires have been previously
reported [3, 8, 18–20].
Figure 3a presents the results of a measurement de-
signed to highlight how temporal changes in zero-stress
resistance manifest themselves as an apparent PZR. Each
solid line represents a single IDS − VDS sweep for a par-
ticular applied stress, with VDS swept from -1 V to 1 V
in increments of 0.1 V. Two zero-stress measurements of
IDS were taken before and after the applied-stress mea-
surement at each applied voltage, and averaged to give
an accurate zero-stress reference. The applied stress was
incremented between each IDS − VDS sweep, from -13.3
MPa up to 13.3 MPa, including an applied stress of 0
MPa. The applied-stress measurements presented in this
figure closely resemble published experimental data pro-
duced as evidence for giant PZR (see Fig. 2b of Ref.
1), where the slope of each IDS − VDS curve changes in
step with the applied stress. However, the zero-stress
reference measurements (indicated as diamonds for the
first I-V sweep in Fig. 3a) indicate that the true PZR
is negligible, and that the change is due solely to a non
stress-related, time-dependent change in wire resistance
over the duration of the measurement. Fig. 3b, which
shows the apparent PZR (open triangles, calculated us-
ing the value of current at an applied stress of 0 MPa; the
black line in Fig. 3a), and the true PZR (open diamonds,
measured with respect to the zero-voltage reference). For
clarity, the real and apparent PZRs are only depicted for
an applied voltage VDS = 0.5 V, but similar results are
obtained at all voltages. The apparent PZR has an expo-
nential dependence on X like the curves obtained in Ref.
1 (see Fig. 2c of that article) although other forms (in-
cluding those labelled C, Z and I in Ref. 1) are observed
at different moments along relaxation curves of the type
shown in Fig. 2. Similarly, changes that are even larger
or of opposite sign are equally possible. πl obtained from
the apparent PZR in Fig. 3b is πl = 450 × 10
11 Pa−1
around X = 0 MPa, and without use of the stress modu-
lation technique, this value is indistinguishable from the
true PZR.
By measuring the change in IDS in response to a
change in VG, and by assuming a linear relationship be-
tween the slope of the IDS − VG characteristic and the
mobility, the giant PZR was attributed to a mobility
variation.[1]. This measurement is replicated using a 50
nm × 50 nm × 1 µm p-type nanowire. The results are
presented in Fig. 3c, demonstrating that the apparent
mobility extracted from the slope of an IDS − VG mea-
surement can also change over time independently of the
FIG. 4: Measurements and modelling of the change in ∆VG
due to oxide charge trapping and the values of IDS for a 200
nm × 2000 nm × 30 µm n-type nanoribbon, measured in 0
% and 40 % relative humidity. The source-drain voltage VDS
was held constant at 0.2 V, while step changes were applied
to the gate voltage VG as indicated in the top frame.
applied stress. The sign and magnitude of this change is
the same as the apparent stress-dependent conductance
change. The true stress-dependent conductance change
is consistent with bulk silicon PZR (see inset). Figure 3d
shows the true values of ∆G/G0 as a function of stress
obtained for four different, depleted silicon structures,
together with the values expected from bulk silicon. Re-
gardless of lateral wire size, or whether the device is re-
leased or not, the true PZR compares well with that of
non-depleted, bulk silicon. Results from all measured
samples can be found in Table I.
To better understand the origin of the dynamic con-
ductance changes, a similar approach to that used in a
study of oxide traps in MOSFETs is employed, in which
a measurement of the subthreshold current,
IDS = I0 exp[(VG +∆VG)/S], (2)
is made.[21] Here I0 is a constant, S is the sub-threshold
slope, and ∆VG is the shift in the effective gate voltage
due to trapped charge. ∆VG at time t can then be ex-
pressed as
∆VG(t)−∆VG(0) = S ln
IDS(t)
IDS(0)
− VG(t) + VG(0), (3)
4where S can be measured directly from a rapid IDS ver-
sus VG measurement. Measured VG(t)− VG(0) data can
then be fitted using a semi-empirical model for positive
and negative charge trapping in an oxide which is based
on an existing model [22] for positive charge trapping
in SiO2 layers of metal-oxide-semiconductor (MOS) ca-
pacitors. The model assumes that the sheet density N
of trapped charge has a saturation value N∞ that de-
pends linearly on the electric field across the oxide ξox,
so that N∞ = αξox where α is a constant with units of
cm−1V−1. N approaches N∞ with a time constant τ ,
so that ∂N/∂t = −(N(t) − N∞)/τ , where τ is related
to the capture cross-section of the trap and the current
density through the oxide [22, 23]. The contribution of
the trapped charge to the gate voltage is given by [22]
∆VG = qNdox/ǫox, where dox is the oxide thickness, q is
the charge on an electron, and ǫox is the oxide permittiv-
ity. Figure 4 presents measured values of VG(t) − VG(0)
for a 200 nm × 2000 nm × 30 µm n-type nanoribbon,
where VDS = 0.2 V and a series of positive and negative
steps were applied to VG. Two sets of measurements were
taken: one in a dry nitrogen atmosphere (0 % relative hu-
midity) and one in a relative humidity of≈ 40%. Each set
of data is modelled using one type of electron (hole) trap
characterised by Ne(0), αe and τe (Nh(0), αh and τh).
Excellent agreement is reached between the model and
the measured values of VG(t)− VG(0) over each 20-hour
measurement period. The calculated current is deter-
mined by using the modelled values of VG(t) in Eq. 2 and
by adjusting the parameter I0. This closely matches the
measured current as shown in the bottom frame of Fig. 4.
This treatment yields several important insights into the
origin of the dynamic conductance changes: i) The ob-
served changes in current are the result of charge trapping
of electrons and holes in SiO2 layers at the wires surfaces;
ii) The changes in current are much more rapid at higher
relative humidity, consistent with the presence of water-
related charge traps [22, 24]; iii) The fitted values of the
constant αh for the hole traps (1.2× 10
12cm−1MV−1 at
0 % relative humidity and 1.5 × 1012cm−1MV−1 at 40
% relative humidity) are almost identical to values ob-
tained in MOS capacitor oxides [22]; iv) Electron traps
are associated with the rapid initial change in IDS , while
hole traps are associated with the slower change in the
opposite direction, consistent with observations of charge
trapping in MOS capacitors [23]. This is strong evidence
that the observed dynamic conductance changes are due
to water-related charge traps in the oxide layer at the
silicon surface. Consistent with this, the apparent giant
PZR of Ref. 1 was also shown to depend strongly on the
characteristics of this oxide layer.
In conclusion, charge trapping and de-trapping can
mask the true PZR of depleted structures and mistak-
enly lead to claims of an apparent giant PZR. In more
than 20 different surface depleted samples, the true PZR
is found to be comparable with known values for bulk sili-
TABLE I: True pil measured on all samples.
h w l WD Doping Released? pil
(nm) (nm) (µm) (nm) (×10−11 /Pa)
2000 2000 30 8000 p no 96.6, 90, 102, 96.8,
101, 107, 87.5
2000 3000 30 8000 p no 96.2, 102
2000 2000 30 8000 p yes 205, 115, 125
2000 3000 30 8000 p yes 116
100 50 1 800 p no 58.5
75 50 1 800 p no 74.6
50 50 1 800 p no 76.9
200 2000 30 800 n no -76, -77.4, -99, -48.9,
-60.8, -46.3
200 3000 30 800 n no -69.7, -50.4
con (see Table I).[25] This is in stark contrast to previous
reports of giant PZR in structures of similar dimensions
and doping levels. While this does not rule out giant
PZR in depleted silicon structures, future claims must
conclusively demonstrate that any measured resistance
change be solely due to the applied stress.
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